

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO | |
|---------------------|--------------|------------|-------------------------|---------------------|-----------------|--|
| 10/807,648 | 3 03/24/2004 | | Gilbert Christopher Sih | 030459 3901 | | |
| 23696 | 7590 | 08/09/2006 | EXAMINER | | | |
| QUALCON | AM INCO | DRPORATED | SONG, JASMINE | | | |
| 5775 MORE | HOUSE I | OR. | | | | |
| SAN DIEGO, CA 92121 | | | | ART UNIT | PAPER NUMBER | |
| | | | | 2188 | | |

DATE MAILED: 08/09/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Applicat | on No. | Applicant(s) | | | | | | |
|--|--|---|--|--|--------|--|--|--|--|--|
| Office Action Summary | | | 48 | SIH ET AL. | | | | | | |
| | | | r | Art Unit | | | | | | |
| | | Jasmine | | 2188 | | | | | | |
| Period fo | The MAILING DATE of this communicator Reply | ion appears on th | e cover sheet with the c | correspondence ad | ddress | | | | | |
| WHIC - Exter after - If NO - Failu Any | ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MAIL asions of time may be available under the provisions of 3 SIX (6) MONTHS from the mailing date of this community period for reply is specified above, the maximum statuto re to reply within the set or extended period for reply will, reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b). | ING DATE OF T 7 CFR 1.136(a). In no er ation. ry period will apply and v by statute, cause the ap | HIS COMMUNICATION rent, however, may a reply be tin rill expire SIX (6) MONTHS from plication to become ABANDONE | N. nely filed the mailing date of this o D (35 U.S.C. § 133). | | | | | | |
| Status | | | | | | | | | | |
| 1)⊠ | Responsive to communication(s) filed o | n <i>19 July 2006</i> . | | | | | | | | |
| | | ☐ This action is i | non-final. | | | | | | | |
| 3) | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | | | | | |
| | closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | | | | | |
| Dispositi | on of Claims | | | | | | | | | |
| 4)⊠ | 4)⊠ Claim(s) <u>1-34</u> is/are pending in the application. | | | | | | | | | |
| • | 4a) Of the above claim(s) <u>19-34</u> is/are withdrawn from consideration. | | | | | | | | | |
| 5) | 5) Claim(s) is/are allowed. | | | | | | | | | |
| 6)⊠ | Claim(s) <u>1-18</u> is/are rejected. | | | | | | | | | |
| 7) | Claim(s) is/are objected to. | | | | | | | | | |
| 8)[| 8) Claim(s) are subject to restriction and/or election requirement. | | | | | | | | | |
| Applicati | on Papers | | | | | | | | | |
| 9) 🗌 🤄 | The specification is objected to by the E | xaminer. | | | | | | | | |
| 10)⊠ The drawing(s) filed on <u>24 March 2004</u> is/are: a)□ accepted or b)⊠ objected to by the Examiner. | | | | | | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | | | | | | |
| 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | | | | | | |
| Priority u | inder 35 U.S.C. § 119 | | | | | | | | | |
| | Acknowledgment is made of a claim for ☐ All b)☐ Some * c)☐ None of: | foreign priority ur | der 35 U.S.C. § 119(a) |)-(d) or (f). | | | | | | |
| | 1. Certified copies of the priority documents have been received. | | | | | | | | | |
| | 2. Certified copies of the priority documents have been received in Application No | | | | | | | | | |
| | 3. Copies of the certified copies of the | ne priority docum | ents have been receive | ed in this National | Stage | | | | | |
| | application from the International | • | ` '' | | | | | | | |
| * S | ee the attached detailed Office action fo | r a list of the cert | fied copies not receive | ed. | | | | | | |
| | | | | | | | | | | |
| Attachment | (s) | | | | | | | | | |
| 1) Notice | e of References Cited (PTO-892) | | 4) Interview Summary | | | | | | | |
| | e of Draftsperson's Patent Drawing Review (PTO- nation Disclosure Statement(s) (PTO-1449 or PTO | | Paper No(s)/Mail Da 5) Notice of Informal P | | O-152) | | | | | |
| | No(s)/Mail Date <u>02/13/06</u> . | | 6) Other: | Abusenou (i. 1) | - ·, | | | | | |

Art Unit: 2188

Detailed Action

 Applicant's election without traverse of claims 19-34 are cancelled, and claims 1-18 are pending in the application in the reply filed on July 19, 2006 is acknowledged.
 Thus, this Office action is in response to claims 1-18.

Specification

2. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Drawings

3. Figure 1 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Art Unit: 2188

Oath/Declaration

4. The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirements prescribed in 37 C.F.R. 1.63.

Information Disclosure Statement

5. The information disclosure statement (IDS) submitted on 02/13/2006 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 7. Claims 1 and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Circello et al., US 6,192,449 B1.

Regarding claim 1, Circello teaches an integrated circuit (IC) (it is taught as a data processing system 10 in the Fig.1) comprising:

a processor core (Fig.3, a CPU 11) operable to perform data processing for the integrated circuit (col.4, lines 47-58);

Art Unit: 2188

a cache memory (it is taught as cache memory as shown in Fig.3) operable to store data for the processor core (it is taught as a cache hit occurs; col.4, lines 47-54); and

an on-chip memory (it is taught as a fill buffer) operable to store data for the cache memory (col.2, lines 45-53), wherein the cache memory is filled with data from the on-chip memory for cache misses (it is taught as the missed data value is transferred into cache with the second occurrence of a cache miss; col.2, lines 45-53), and wherein the on-chip memory is filled with data from an external memory (col.2, lines 45-47 and col.5, lines 15-27) under user control (it is taught the fill buffer is filled with data from the auxiliary memory by selecting the best condition by the user, col.10, lines 64 to col.11, lines 12 and col.2, lines 45-60 explains the fill buffer is filled with data from the auxiliary memory).

Regarding claim 12, Circello teaches a wireless apparatus comprising:

an integrated circuit (IC) (it is taught as a data processing system 10 in the Fig.1)

comprising:

a processor core (Fig.3, a CPU 11) operable to perform data processing (col.4, lines 47-58);

a cache memory (it is taught as cache memory as shown in Fig.3) operable to store data for the processor core (it is taught as a cache hit occurs; col.4, lines 47-54), and

an on-chip memory (it is taught as a fill buffer) operable to store data for the

cache memory (col.2, lines 45-53); and an external memory (it is taught as an auxiliary memory source) operable to store data for the on-chip memory (it is taught as data referred to by the processor address is fetched from the auxiliary memory source and stored in a fill buffer, col.2, lines 45-47), wherein the cache memory is filled with data from the on-chip memory for cache misses (it is taught as the missed data value is transferred into cache with the second occurrence of a cache miss; col.2, lines 45-53), and wherein the on-chip memory is filled with data from an external memory (col.2, lines 45-47 and col.5, lines 15-27) under user control (it is taught the fill buffer is filled with data from the auxiliary memory by selecting the best condition by the user, col.10, lines 64 to col.11, lines 12 and col.2, lines 45-60 explains the fill buffer is filled with data from the auxiliary memory).

Claim Rejections - 35 USC § 103

- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claims 1-8 and 10-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Volpe et al., US 6,895,475 B2, in view of Circello et al., US 6,192,449 B1.

Regarding claim 1, Volpe teaches an integrated circuit (IC) (it is taught as a digital signal processor in the Fig.1) comprising:

Art Unit: 2188

a processor core (Fig.1, processor core 10) operable to perform data processing for the integrated circuit (it is taught as execution unit 30 within the processor core 10 issues requests to L1 cache and perform a cache line full operation if there is a cache miss, col.3, lines 22-31 and 50-59);

a cache memory (it is taught as cache memory level one L1 as shown in Fig.1) operable to store data for the processor core (it is taught as a cache hit occurs when an entry in the respective cache memory matches the address of the request sent out by the processor; col.3, lines 50-54); and

an on-chip memory (it is taught as a prefetch buffer as shown in Fig.3) operable to store data for the cache memory (it is taught as the read data from the speculative read is stored in prefetch buffer 260, col.5, lines 38-39), wherein the cache memory is filled with data from the on-chip memory for cache misses (it is taught as prefetch buffer is accessed in the subsequent cache line fill operation and data from the prefetch buffer starts being returned to cache memory and the core processor if there is a full prefetch buffer hit; col.5, lines 43-49 and col.10,lines 34-53), and wherein the on-chip memory is filled with data from an external memory (col.4, lines 35-39 and col.5, lines 35-39, an external memory is taught as off-chip memory 72).

Volpe does not clearly and specifically teaches that the on-chip memory is filled with data from an external memory under user control. Volpe only teaches the data from the external memory is prefetched and stored in the prefetch buffer (col.5, lines 35-39).

However, Circello teaches that the on-chip memory is filled with data from an external memory under user control (it is taught fill buffer is filled with data from the

Art Unit: 2188

auxiliary memory by selecting the best condition by the user, col.2, lines 45-60 explains the fill buffer is filled with data from the auxiliary memory; col.10, lines 64 to col.11, lines 12).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to utilize the teachings of Circello into Volpe's cache system such as the on-chip memory is filled with data from an external memory under user control because it gives the individual user of the data processing system the freedom to choose the conditions or procedure for loading the fill buffer with data, therefore, the performance of cache can be optimized (see Circello, col.11, lines 8-28).

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor (both references teaches cache line fill when there is a cache miss). This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

Regarding claim 12, Volpe teaches a wireless apparatus comprising:

Volpe teaches an integrated circuit (IC) (it is taught as a digital signal processor in the Fig.1) including:

a processor core (Fig.1, processor core 10) operable to perform data processing (it is taught as execution unit 30 within the processor core 10 issues requests to L1 cache and perform a cache line full operation if there is a cache miss, col.3, lines 22-31 and 50-59);

a cache memory (it is taught as cache memory level one L1 as shown in Fig.1)

Art Unit: 2188

operable to store data for the processor core (it is taught as a cache hit occurs when an entry in the respective cache memory matches the address of the request sent out by the processor; col.3, lines 50-54), and

an on-chip memory (it is taught as a prefetch buffer as shown in Fig.3) operable to store data for the cache memory (it is taught as the read data from the speculative read is stored in prefetch buffer 260, col.5, lines 38-39); and an external memory operable to store data for the on-chip memory (it is taught as data in the prefetch buffer is from the external memory; col.5, lines 35-39), wherein the cache memory is filled with data from the on-chip memory for cache misses (it is taught as prefetch buffer is accessed in the subsequent cache line fill operation and data from the prefetch buffer starts being returned to cache memory and the core processor if there is a full prefetch buffer hit; col.5, lines 43-49 and col.10, lines 34-53), and wherein the on-chip memory is filled with data from an external memory (col.4, lines 35-39 and col.5, lines 35-39, an external memory is taught as off-chip memory 72).

Volpe does not clearly and specifically teaches that the on-chip memory is filled with data from an external memory under user control. Volpe only teaches the data from the external memory is prefetched and stored in the prefetch buffer (col.5, lines 35-39).

However, Circello teaches that the on-chip memory is filled with data from an external memory under user control (it is taught fill buffer is filled with data from the auxiliary memory by selecting the best condition by the user, col.2, lines 45-60 explains the fill buffer is filled with data from the auxiliary memory; col.10, lines 64 to col.11, lines 12).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to utilize the teachings of Circello into Volpe's cache system such as the on-chip memory is filled with data from an external memory under user control because it gives the individual user of the data processing system the freedom to choose the conditions or procedure for loading the fill buffer with data, therefore, the performance of cache can be optimized (see Circello, col.11, lines 8-28).

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor (both references teaches cache line fill when there is a cache miss). This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

Regarding claim 2, Volpe teaches further comprising:

a cache controller operable to handle memory transactions for the cache memory (although Volpe does not clearly show a cache controller, the cache controller is implied in the reference since the cache controller detects a cache miss, performs a cache fill operation in response to the cache miss and generates a cache miss notification, Volpe teaches detecting a cache miss, performing a cache fill operation in response to the cache miss, therefore, the cache controller is implied in the reference. Also see Brik et al US 6978350 B2, col.1, last line to col.2, line 5).

Regarding claim 3, Volpe teaches further comprising:

a direct memory exchange (DME) controller (Fig. 3, it is taught as SDC control

logic 270) operable to handle data transfers between the on-chip memory and the external memory (col.5, lines 35-39 and col.7, lines 66 to col.8, line 1).

Regarding claim 4, Volpe teaches the DME controller further operates with the cache controller to maintain data integrity for the cache memory (it is taught as cache coherence among the different levels of memories and the request data among the different levels of memories is being synchronized, col.1, lines 59-67 and col.5, lines 38-47 and col.7, lines 27-31 teaches supplying data from the lower level memory to the prefetch buffer and supplying the data such as all the words to the cache memory and the core processor from the prefetch buffer).

Regarding claim 5, Volpe teaches further comprising:

a direct memory access (DMA) controller (Fig.1, a DMA controller 16) operable to handle storage of DMA data received via at least one DMA channel (it is taught as the DMA data received at a DMA access bus 102) to the cache memory or the on-chip memory (it is taught as the DMA access bus is coupled to the system Bus interface Unit 14 and handle the DMA data to the cache memory, Fig.1).

Regarding claim 6, Volpe teaches the DMA controller further operates with the cache controller to maintain data integrity for the cache memory (it is taught as cache coherence among the different levels of memories and the request data among the different levels of memories is being synchronized, col.1, lines 59-67 and col.5, lines 38-

47 and col.7, lines 27-31 teaches supplying data from the lower level memory to the prefetch buffer and supplying the data such as all the words to the cache memory and the core processor from the prefetch buffer).

Regarding claim 7, Volpe teaches further comprising:

a direct memory exchange (DME) controller (Fig. 3, it is taught as SDC control logic 270) operable to handle data transfers between the on-chip memory and the external memory (col.5, lines 35-39 and col.7, lines 66 to col.8, line 1), wherein the DME controller (SDC control logic 270) couples to the DMA controller (Fig.1, DMA controller 16, col.3, line 1) via one DMA channel (it is taught as DMA access bus 102, see Fig.1).

Regarding claim 8, Volpe teaches further comprising:

an internal memory bus (it is taught as system bus interface unit 14 as shown in Fig.1, bus 14 is coupled to the prefetch buffer within EBIU 58 and the bus 14 is also coupled to cache memory which coupled to the cache controller, bus 14 is also coupled to the DMA controller, see Fig.1) coupling the on-chip memory, the cache controller, and the DMA controller.

Regarding claim 10, Volpe teaches the cache memory and the on-chip memory are fabricated on same integrated circuit die (Fig.1, the integrated circuit die can be considered as DSP as shown in Fig.1 which contains the cache memory and the prefetch buffer within EBIU, also see col. 2, lines 65 to col.3, lines 16).

Regarding claim 11, Volpe teaches the cache memory (Fig.4, processor core 10 contains the cache memory can be considered as a integrated circuit die) and the onchip memory (SDC 204 contains the prefetch buffer can be considered as another integrated circuit die) are fabricated on different integrated circuit dies encapsulated within an IC package for the integrated circuit (processor core die and SDC die can be encapsulated within an IC package as shown in Fig.1 such as DSP integrated circuit die).

Regarding claim 13, Volpe teaches further comprising:

a direct memory access (DMA) controller (Fig.1, a DMA controller 16) operable to handle storage of DMA data received via at least one DMA channel (it is taught as the DMA data received at a DMA access bus 102) to the cache memory or the on-chip memory (it is taught as the DMA access bus is coupled to the system Bus interface Unit 14 and handle the DMA data to the cache memory, Fig.1).

10. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Volpe et al., US 6,895,475 B2, in view of Ramchandran., US 2004/0093479 A1.

Regarding claim 9, Volpe the claimed invention as shown above, Volpe does not teach the internal memory bus has a width that is equal to a line in the cache memory. However, Ramchandran teaches that the internal memory bus has a width that is equal to a line in the cache memory (Fig.7, section 0052, lines 8-10) and the number of cache

lines in each cache memory is equal to the number of data buses (section 0052).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to utilize the teachings of Ramchandran into Volpe's cache memory system such as the memory bus width is equal to a cache line because this allows matrix transpose operations to be performed efficiently (see Ramchandran, section 0051, last two lines, also see Cassidy US 5,459,742, col.6, lines 45-50 teaches that it is preferable if a single read request on the bus will function as a cache fill, replacing an entire cache line in one operation).

Accordingly, one of ordinary skill in the art would have recognized this and concluded that they are from the same field of endeavor. This would have motivated one of ordinary skill in the art to implement the above combination for the advantages set forth above.

11. Claims 14-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Volpe et al., US 6,895,475 B2, further in view of Circello et al., US 6,192,449 B1 and Wing So., Patent number 5,987,590.

Regarding claim 14, Volpe teaches an integrated circuit (it is taught as a digital signal processor in the Fig.1) comprising:

a processor (Fig.1, processor core 10) operable to perform data processing for the integrated circuit (it is taught as execution unit 30 within the processor core 10 issues requests to L1 cache and perform a cache line full operation if there is a cache miss, col.3, lines 22-31 and 50-59) and including

a processor core (Fig.1, execution unit 30) operable to perform the data processing, and

a first cache memory (it is taught as cache memory level one L1 as shown in Fig.1) operable to store data for the processor core (it is taught as a cache hit occurs when an entry in the respective cache memory matches the address of the request sent out by the processor; col.3, lines 50-54);

an on-chip memory (it is taught as a prefetch buffer as shown in Fig.3) operable to store data for the first cache memory (it is taught as the read data from the speculative read is stored in prefetch buffer 260, col.5, lines 38-39), wherein the first cache memory is filled with data from the on-chip memory for cache misses (it is taught as prefetch buffer is accessed in the subsequent cache line fill operation and data from the prefetch buffer starts being returned to cache memory and the core processor if there is a full prefetch buffer hit; col.5, lines 43-49 and col.10, lines 34-53), and wherein the on-chip memory is filled with data from an external memory (col.4, lines 35-39 and col.5, lines 35-39, an external memory is taught as off-chip memory 72); and

a first memory bus (it is taught as system bus interface unit 14) coupling the processor to the external memory (see Fig.1).

Volpe does not clearly and specifically teaches that the on-chip memory is filled with data from an external memory under user control. Volpe only teaches the data from the external memory is prefetched and stored in the prefetch buffer (col.5, lines 35-39). Volpe also does not teach a first processor operable to perform general-purpose processing for the integrated circuit.

Art Unit: 2188

However, Circello teaches that the on-chip memory is filled with data from an external memory under user control (it is taught fill buffer is filled with data from the auxiliary memory by selecting the best condition by the user, col.2, lines 45-60 explains the fill buffer is filled with data from the auxiliary memory; col.10, lines 64 to col.11, lines 12).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to utilize the teachings of Circello into Volpe's cache system such as the on-chip memory is filled with data from an external memory under user control because it gives the individual user of the data processing system the freedom to choose the conditions or procedure for loading the fill buffer with data, therefore, the performance of cache can be optimized (see Circello, col.11, lines 8-28).

Wing So teaches an integrated circuit includes a first processor operable to perform general-purpose processing for the integrated circuit and Wing also teaches a DSP microprocessor (col.14, lines 6-14 and col.28, lines 30-36).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to utilize the teachings of Wing So in the system of Volpe, Circello such as an integrated circuit includes a first processor operable to perform general-purpose processing and a DSP microprocessor because performance of the computer system is increased since the DSP microprocessor executes the CPU microprocessor operation when CPU microprocessor is too occupied. Also, multiple waiting states are avoided and the blazing DSP operation speed does not come to a halt when interfaced to the CPU (see abstract of Wing).

Regarding claim 15, Volpe teaches the second processor further includes a second cache memory operable to store instructions for the processor core (it is taught as L2 cache memory), and wherein the second cache memory is filled with instructions from the on-chip memory for cache misses (col.1, lines 48-50).

Regarding claim 16, Volpe teaches the second processor further includes a first cache controller operable to handle memory transactions for the first cache memory and a second cache controller operable to handle memory transactions for the second cache memory (although Volpe does not clearly show the cache controllers, the cache controllers are implied in the reference since the cache controllers such as L1 cache controller and L2 cache controller detect a cache miss, perform a cache fill operation in response to the cache miss and generate a cache miss notification, Volpe teaches detecting a cache miss, performing a cache fill operation in response to the cache miss, therefore, the cache controllers are implied in the reference. Also see Brik et al US 6978350 B2, col.1, last line to col.2, line 5).

a direct memory access (DMA) controller (Fig.1, a DMA controller 16) operable to handle storage of DMA data received via at least one DMA channel (it is taught as the DMA data received at a DMA access bus 102) to the cache memory or the on-chip memory (it is taught as the DMA access bus is coupled to the system Bus interface Unit 14 and handle the DMA data to the cache memories such as L1 and L2 cache, Fig.1), and

Art Unit: 2188

a direct memory exchange (DME) controller (Fig. 3, it is taught as SDC control logic 270) operable to handle data transfers between the on-chip memory and the external memory (col.5, lines 35-39 and col.7, lines 66 to col.8, line 1).

Regarding claim 17, Volpe teaches the DMA controller and the DME controller further operate with the first and second cache controllers to maintain data integrity for the first and second cache memories (it is taught as cache coherence among the different levels of memories and the request data among the different levels of memories is being synchronized, col.1, lines 59-67 and col.5, lines 38-47 and col.7, lines 27-31 teaches supplying data from the lower level memory to the prefetch buffer and supplying the data such as all the words to the cache memories such as L2 cache and L1 cache and the core processor from the prefetch buffer).

Regarding claim 18, Volpe teaches the second processor further includes a second memory bus (it is taught as external access bus, see Fig.1) coupling the on-chip memory (prefetch buffer within EBIU 58), the first and second cache controllers (L1 and L2 controllers within or connected to the both caches), and the DMA controller (DMA controller 16), and wherein the DME controller couples to the DMA controller via one DMA channel (see Fig.1).

Conclusion

12. The prior art made of record and not relied upon is considered pertinent to

Art Unit: 2188

applicant's disclosure.

Chaudhry et al US 6704841 B2

Chaudhry et al US6721855 B2

Chaudhry et al US 6944724 B2

13. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. 1.111 (c).

- 14. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.
- 15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jasmine Song whose telephone number is 571-272-4213. The examiner can normally be reached on 7:30-5:30 (first Friday off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 571-272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2188

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jasmine Song

Patent Examiner

August 3, 2006